Prerequisites
  • 1. Verilog language
  • 2. SystemVerilog language
  • 3. Verification guidelines
  • 4. Experience with simulator
Location

Online or face-2-face

Duration & Attendance

5 days

Target Audience

Hardware/Software engineers who would like to verify ASIC/FPGA designs with System Verilog and the UVM

Total Visits: 11
Today: 11
Yesterday: 0
This Month: 11