Online or face-2-face
5 days
Hardware/Software engineers who would like to verify ASIC/FPGA designs with System Verilog and the UVM